

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3030	((703/18,15) or (716/4,17)).CCLS.	USPAT	OR	OFF	2007/10/04 16:11
L2	7	(megacell).clm.	US-PGPUB	OR	OFF	2007/10/04 16:12

OCT 03 2007

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [Gmail](#) [more ▾](#)

[dwin.craig@gmail.com](#) | [Web History](#) | [My Account](#) | [Sign out](#)

Google

megacells

Search

[Advanced Search](#)
[Preferences](#)

Web

Personalized Results 1 - 10 of about 18,600 for megacells. (0.13 seconds)

[/gnuradio/trunk/usrp/fpga/megacells](#) - GNU Radio - Trac

accum32.bsf, 3.5 kB, 2297, 4 years, yootis: new and updated **megacells**. accum32.cmp, 1.6 kB, 2297, 4 years, yootis: new and updated **megacells** ...

[gnuradio.org/trac/browser/gnuradio/trunk/usrp/fpga/megacells](#) - 41k -

[Cached](#) - [Similar pages](#) - [Note this](#)

[/gnuradio/branches/developers/zhuochen/inband/usrp/fpga/megacells ...](#)

Revision 6420 (checked in by zhuochen, 2 weeks ago). New working **megacells**. Property svn:executable set to *. Line. 1, --Copyright (C) 1991-2006 Altera ...

[www.gnuradio.org/.../branches/developers/](#)

[zhuochen/inband/usrp/fpga/megacells/fifo_1kx16.inc?rev=6420](#) - 10k -

[Cached](#) - [Similar pages](#) - [Note this](#)

[[More results from www.gnuradio.org](#)]

[Process and apparatus for placement of megacells in ICs design ...](#)

Process and apparatus for placement of **megacells** in ICs design - US Patent 7103865

from Patent Storm. An IC layout containing **megacells** placed in violation ...

[www.patentstorm.us/patents/7103865-claims.html](#) - 21k - [Cached](#) - [Similar pages](#) - [Note this](#)

[Balanced clock placement for integrated circuits containing ...](#)

(b) checking whether the ideal clock buffer location overlaps a **megacell**; and ... (c) finding a set of **megacells** that are accessible by a common adjacent ...

[www.patentstorm.us/patents/6480994-claims.html](#) - 19k - [Cached](#) - [Similar pages](#) - [Note this](#)

[[More results from www.patentstorm.us](#)]

[Balanced clock placement for integrated circuits containing ...](#)

(c) finding a set of **megacells** that are accessible by a common adjacent side 1 is a diagram of a group of **megacells** including a balanced clock tree of ...

[www.freepatentsonline.com/6480994.html](#) - 28k - [Cached](#) - [Similar pages](#) - [Note this](#)

[EETimes.com - Panel debates merits of embedded FPGA megacells](#)

EE Times is the online source of global news for the creators of technology.

[www.eetimes.com/conf/date/showArticle.jhtml?articleID=17407115&kc=4005](#) - 46k -

[Cached](#) - [Similar pages](#) - [Note this](#)

[\[PDF\] Implications of a new architectural approach to designing ECL ...](#)

relationship are examined for the UDAm **megacell** design. technique embracing ECL and BiCMOS on ... a key driver behind the sea-of-**megacells** movement. Other ...

[ieeexplore.ieee.org/iel2/874/3489/00123200.pdf?arnumber=123200](#) -

[Similar pages](#) - [Note this](#)

[\[PDF\] Megacells](#)

solution is **megacells**, with each **megacell** representing a pe- ... **Megacells** can also be used to build market-specific stan- ...

[ieeexplore.ieee.org/iel5/40/4089553/04089571.pdf?](#)

[isnumber=4089553&prod=JNL&arnumber=4089571&a...](#) - [Similar pages](#) - [Note this](#)

[[More results from ieeexplore.ieee.org](#)]